

PAPERS ON APPROXIMATE ARITHMETIC

1. M. J. Schulte and E. E. Swartzlander, "[Truncated multiplication with correction constant \[for DSP\]](#)," *Proceedings of IEEE Workshop on VLSI Signal Processing*, Veldhoven, 1993, pp. 388-396.
2. D. Mohapatra, V. K. Chippa, A. Raghunathan and K. Roy, "[Design of voltage-scalable meta-functions for approximate computing](#)," *2011 Design, Automation & Test in Europe*, Grenoble, 2011, pp. 1-6.
3. K. He, A. Gerstlauer and M. Orshansky, "[Controlled timing-error acceptance for low energy IDCT design](#)," *2011 Design, Automation & Test in Europe*, Grenoble, 2011, pp. 1-6.
4. P. Kulkarni, P. Gupta and M. Ercegovac, "[Trading Accuracy for Power with an Underdesigned Multiplier Architecture](#)," *2011 24th International Conference on VLSI Design*, Chennai, 2011, pp. 346-351.
5. A. B. Kahng and S. Kang, "[Accuracy-configurable adder for approximate arithmetic designs](#)," *DAC Design Automation Conference 2012*, San Francisco, CA, 2012, pp. 820-825.
6. S. Narayananamoorthy, H. A. Moghaddam, Z. Liu, T. Park and N. S. Kim, "[Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications](#)," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 23, no. 6, pp. 1180-1184, June 2015.
7. W. Liu, L. Chen, C. Wang, M. O'Neill and F. Lombardi, "[Design and Analysis of Inexact Floating-Point Adders](#)," in *IEEE Transactions on Computers*, vol. 65, no. 1, pp. 308-314, Jan. 1 2016.
8. W. Liu, L. Qian, C. Wang, H. Jiang, J. Han and F. Lombardi, "[Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing](#)," in *IEEE Transactions on Computers*, vol. 66, no. 8, pp. 1435-1441, Aug. 1 2017.
9. M. Franceschi, V. Camus, A. Ibrahim, C. Enz and M. Valle, "[Approximate FPGA Implementation of CORDIC for Tactile Data Processing Using Speculative Adders](#)," in *2017 New Generation of CAS (NGCAS)*, pp. 41-44, 2017.
10. E. Zacharellos, I. Nunziata, G. Saggese, A. G. M. Strollo and E. Napoli, "[Approximate Recursive Multipliers Using Low Power Building Blocks](#)," in *IEEE Transactions on Emerging Topics in Computing*, vol. 10, no. 3, pp. 1315-1330, 1 July-Sept. 2022.